

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/631,136	09/09/2004	William C. Moyer	SC12888TH	SC12888TH 3949 EXAMINER	
23125	7590 07/28/2006		EXAM		
FREESCA	LE SEMICONDUCTO	DOAN,	DOAN, DUC T		
LAW DEPARTMENT 7700 WEST PARMER LANE MD:TX32/PL02			ART UNIT	PAPER NUMBER	
AUSTIN, T	X 78729		2188		
			DATE MAILED: 07/28/200	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
	10/631,136	MOYER ET AL.		
Office Action Summary	Examiner	Art Unit		
	Duc T. Doan	2188		
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON	DN. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).		
Status		N.		
1) Responsive to communication(s) filed on 19 M 2a) This action is FINAL . 2b) This 3) Since this application is in condition for alloware closed in accordance with the practice under E	action is non-final.	rosecution as to the merits is		
Disposition of Claims				
4) ⊠ Claim(s) <u>1-23</u> is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) ⊠ Claim(s) <u>15-23</u> is/are allowed. 6) ⊠ Claim(s) <u>1-14</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	wn from consideration.			
Application Papers				
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	epted or b) objected to by the drawing(s) be held in abeyance. Stion is required if the drawing(s) is c	see 37 CFR 1.85(a). Objected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.				
Attachment(s)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	4) Interview Summa Paper No(s)/Mail			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		I Patent Application (PTO-152)		

DETAILED ACTION

Status of Claims

Claims 1-23 have been presented for examination in this application. In response to the last office action, no claims have been amended, as the result, claims 1-23 are now pending in this application.

Claims 1-14 are rejected.

Claims 15-23 are allowed.

All rejections and objections not explicitly repeated below are withdrawn.

Applicant's arguments filed 5/19/06 have been fully considered with the results as follows

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2188

Claims 1-14 rejected under 35 U.S.C. 103(a) as being unpatentable over Macon Jr et al (US 5410653) as applied to claims 1,10 and 15 respectively and in view of Hussain et al (US 6901500).

As in claim 1, Macon describes data processing system (Fig 1), comprising: a first master (Fig 2: CPU); storage circuitry (Fig 2: #7 disk cache), coupled to the first master, for use by the first master; a first control storage circuit which stores a first prefetch limit (column 5 lines 45-66, length counter stores, Lmax, maximum number of prefetching blocks); a prefetch buffer (Fig. 2: #7); and prefetch circuitry, coupled to the first control storage circuit, to the prefetch buffer, and to the storage circuitry, said prefetch circuitry selectively prefetches a predetermined number of lines from the storage circuitry into the prefetch buffer (Fig 2: prefetching control circuits). wherein the first prefetch limit controls how many prefetches occur between misses in the prefetch buffer (Fig 6, Lmax column 5 lines 45-65 Lmax, maximum number of prefetching blocks). Macon does not specifically describe claim's detail of the master of the request. However, Hussain describes a memory system controller with multiple stream buffers, each stream has associating control circuit to control transferring data from memory to multiple processors" masters" (Fig 1; Fig 2, column 11, lines 20-40). It would have been obvious to one of ordinary skill in the art at the time of invention to include stream buffers and associating control circuits as suggested by Hussain in Macon's system to allow multiple requests being executed in a concurrently manner and thereby further optimizing the data transfer rate between processors "master" and main memory (Hussain's column 11 line 50 to column 12 line 10).

As in claim 2, Macon describes a counter to count the number of lines being read out from memory system (column 5 lines 45-66, Fig 3 length counter #16, #18).

As in claim 3, it is rejected based on the same rational as in claim 1. Macon does not specifically describe claim's detail of second control storage circuit. However, Hussain describes a memory system controller with multiple stream buffers, each stream has associating control circuit to control transferring data from memory to multiple processors.

As in claim 4, it's rejected based on the same rationale as in claims 1 and 3.

As in claim 5, it's rejected based on the same rationale as in claims 2 and 3. Macon further describes the prefeching circuitry in column 5.

As in claim 6, the claim recites wherein the prefetch circuitry: selectively prefetches the predetermined number of lines for the first master based on the first prefetch counter in response to at least one of a hit or a miss in the prefetch buffer corresponding to an access request from the first master (Fig 6: #G hit prefetching; #N miss prefetching;). The second prefetching circuits are rejected based on the same rationale as in the rejection of claim 3.

As in claim 7, it is rejected based on the same rationale as in claim 6.

As in claim 8, Macon describes wherein the first control storage circuit is programmable (Macon's column 7 lines 25-38 describes the counter prefetching limit value can be dynamically loaded to have other values).

As in claim 9, Macon describes comprising a request monitor coupled to the first control storage circuitry, wherein the request monitor selectively updates the prefetch limit based on a number of buffer hits in the prefetch buffer accessed between two misses in the prefetch buffer. (Fig 6: #D, the counter value is updated when request hit in the prefetched buffer; #L and #N shows the fetching of buffer miss requests).

Page 5

As in claim 10, the claim recites receiving a plurality of access requests from a master to access storage circuitry; and using a prefetch limit to limit a number of prefetches performed between misses in a prefetching buffer resulting from at least a portion of the plurality of access request. The claim rejected based on the same rationale as in the rejection of claims 3 and 9.

Claim 11 rejected based on the same rationale as in claim 1.

As in claim 12, Macon describes counting prefetches after miss in the prefetch buffer to determine when the prefetch limit is reached (Macon's column 5 lines 10-40).

As for claim 13, Macon describes wherein each prefetch prefetches a single line from the storage circuitry (Macon's column 7 lines 15-26,Lmin value can be any values, for example one).

As for claim 14, the claim recites each single line prefetch is performed in response to at least one of a hit or miss in the prefetch buffer. The claim rejected based on the same rationale as in the rejection of claims 7,13.

Response to Arguments

Applicant's arguments in response to the last office action has been fully considered but they are not persuasive. Examiner respectfully traverses Applicant's arguments for the following reasons:

Per remarks on page 2 for claim 1:

A) Applicant argues that the references do not teach "the prefetch limit which controls how many prefetches occur between misses in the prefetch buffer". The claim 's limitation as written, can be broadly interpreted as merely describes a prefetch limit that being used as a prefetching value to prefetch a number of data blocks obviously when fetch misses occur. There

Art Unit: 2188

is nothing in the claim's language to require the prefetch value has to be a constant value as in applicant's argument.

Specification's page 3 lines 16-27, page 4 lines 7-8 clearly suggest in another embodiment, the value of prefetch limit is dynamically changed between buffer misses. In other words, the prefetch limit value is used to prefetching a number of sequential data blocks by issuing the prefetch operation when a first read request with buffer miss occurs; subsequently, the prefetch limit value dynamically changing when the second read request with buffer miss occur. This new prefetching limit value is used to prefetching more data corresponding to the second read request with buffer miss.

- B) Applicant argues somehow that the Macon's prefetching does not stop when there is a cache hit. However, there is not any limitation in the claim that requires the prefetching to stop when reaching a prefetching value. In fact, as discuss in item A, the specification teaches that prefetch limit value can be dynamically changes to allow prefetching to continue with multiple buffer misses.
- C) Applicant's argues that Macon does not limit the number of prefetches (PF1) which can occurs between misses, but only indicates how many blocks are to be prefetched (1,2...).

 Examiner notes that the prefetch requirement as recited in claim 1 directs to "..prefetches a predetermined number of lines..". Thus the claim appears to describe the prefetch limit controls and correspond to how many prefetch lines occur between misses in the prefetch buffer. In fact, specification's page 4 lined 20-25 states depending on applications, the number of prefetches (or amount of data lines, data blocks etc..being prefetched) may differ, by selectively controlling this amount, wasted prefetches can be avoided. In other words, specification teaches the prefetches is

Application/Control Number: 10/631,136

Art Unit: 2188

Page 7

controlled. In a similar manner, Mason teaches a limiting value L that controls the number of

the amount of data, number of data lines, number of data blocks being prefetched and being

data blocks being prefetched, in practices these data blocks may have non-contiguous

addresses that require separate fetching operations (Mason's column 7 lines 25-27), by

controlling these prefetches, the optimization of prefetching data for requests can be achieved.

Mason further discloses a situation (column 8 lines 52 to column 9 lines 20) that the first

miss request occurs (request data D3) results a "line" or block data A6 is fetched, and a block

data A7 is "prefetched". Subsequently, a second miss request occurs (request data D7) results a

"line" or block data A5 is fetched, and blocks A6, A7, A8 are being prefetched that may require

multiple prefetching operations.

Per remarks on page 3:

Claims 2-9 are rejected based on the same rationale as in above paragraphs.

Claims 10-14 rejected based on the same rationale as in the above paragraphs. The

number of prefetches directly derived from the number of data blocks being prefetched as

described in above paragraphs.

Allowable Subject Matter

Claims 15-23 are allowed.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

When responding to the office action, Applicant is advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Duc T. Doan whose telephone number is 571-272-4171. The examiner can normally be reached on M-F 8:00 AM 05:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/631,136

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER

Mano Radmarth

Page 9